Parallel transfer optical packet switches by Li, CY et al.
Title Parallel transfer optical packet switches
Author(s) Li, CY; Wai, PKA; Li, VOK
Citation Journal Of Lightwave Technology, 2009, v. 27 n. 12, p. 2159-2168
Issued Date 2009
URL http://hdl.handle.net/10722/58824
Rights Creative Commons: Attribution 3.0 Hong Kong License
JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 27, NO. 12, JUNE 15, 2009 2159
Parallel Transfer Optical Packet Switches
C. Y. Li, Member, IEEE, Ping kong Alexander Wai, Senior Member, IEEE, and Victor O. K. Li, Fellow, IEEE
Abstract—For efficient utilization of bandwidth in optical
packet switching, the guard time   between packets should only
be a small fraction of the packet transmission time . Since
the guard time   of existing packet switching approaches must
be larger than the reconfiguration time  of optical switches,
this imposes a stringent demand on the switch reconfiguration
time  as the transmission rate of optical fibers increases. By
using batch transfer of packets or multiple switching fabrics in
parallel, the requirement on the switch reconfiguration time can
be significantly relaxed. The utilization of the transmission links
can be greatly improved because the guard time between packets
is no longer constrained by the switch reconfiguration time.
Index Terms—Blocking probability, optical switch, slotted op-
tical network, switch reconfiguration time.
I. INTRODUCTION
O PTICAL network is one of the technologies that can pro-vide the required transmission bandwidth for the rapidly
growing communication traffic. Although terabits per second
point-to-point transmission has been realized [1], a light path
(wavelength channel) must be set up before any two nodes can
exchange packets [2]. Owing to the lack of sophisticated optical
signal processing devices and effective means to buffer light,
all-optical packet switching is still in the research stage [3]. A
more feasible approach of realizing optical packet switching is
to optically switch the data packets but electronically process
the packet headers for routing information. However, even such
a hybrid approach is still difficult to realize.
One problem in implementing a practical optical packet-
switched network is the difficulty of guaranteeing high-band-
width utilization when the fiber transmission rate is high. In
packet switched networks, a guard time between packets is
required to prevent packets from interfering with each other. In
existing packet switches, packets are switched/transferred one
by one. The packet guard time must therefore be larger than
the reconfiguration time of the switches. Otherwise, acci-
dental packet discard may occur. Recently, very fast all-optical
switching has been demonstrated. Thus, the packet exchange
rate and link utilization should only be limited by the processing
speed of the packet headers [4]. However, fast optical switches
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with switching time in nanosecond or picosecond ranges
are only available in small sizes such as 2 2 [4]. Large optical
switches with up to a thousand ports have also been demon-
strated using the microelectromechanical system (MEMS)
technology but the required switch reconfiguration time
is of the order of milliseconds [5]. Since no data transmission
can occur during the guard time , a large guard time will
lead to low transmission bandwidth utilization. As the fiber
transmission rate increases, the switch reconfiguration time
will become increasingly significant in the determination
of the transmission bandwidth utilization
In optical burst switching (OBS) networks [6], we have pro-
posed to reduce the negative impact of large switch reconfigu-
ration time by reconfiguring the optical switches before the
arrival of packets [7]. This approach, however, requires retrieval
of prior information of the switch status from the OBS reserva-
tion signaling, and may not be directly applicable to other types
of optical packet-switched networks such as the slotted optical
networks. Many important networks are slotted, for example the
asynchronous transfer mode (ATM) networks [8] and the deflec-
tion routed networks [9]. The size of a time slot is in general a
compromise between different considerations of traffic and net-
work performance. Consequently, increasing the packet size to
maintain reasonable throughput is not feasible.
Although slotted networks in general do not provide prior in-
formation of the switch status as in OBS networks, the features
of fixed packet size and synchronous transmission allow other
ways to tackle the problem such as by using batch transfer of
packets or multiple switching fabrics working in parallel. Both
methods can significantly relax the constraint imposed on the
packet guard time by the switching fabric reconfiguration
time . In batch transfer, a packet is not immediately routed
to its desired output when the packet arrives at the input of
the switch. The optical switch waits for packet transmis-
sion times before transferring the packets to their desired out-
puts. Since the packets arrive continuously, the optical switch
may have to process at most packets in a batch. The re-
quired inputs and outputs of the switching fabric used in the
proposed switch architecture should therefore be times that
of the switches if batch transfer is not used. Since the number
of connecting links between nodes (switches) in the network re-
mains unchanged, 1-to- packet serial-to-parallel and -to-1
packet parallel-to-serial converters are used. As the proposed
optical packet switch transfers packets in a batch from in-
puts to outputs during packet transmission times, the time
available for the switch reconfiguration is roughly packet
transmission times.
Another way to relax the constraint on the packet guard
time is to use switching fabrics in parallel such that
each switching fabric transfers only one packet during each
0733-8724/$25.00 © 2009 IEEE
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Fig. 1. MSBT switch architecture of a 2   2 optical switch. The       op-
tical splitter and its associated   sets of FDLs form a packet serial-to-parallel
converter. Also, the       MUX and its associated   sets of FDLs form the
packet parallel-to-serial converter. The       optical switch is assumed to
be a commercially available internally nonblocking optical switch.
packet transmission time. Hence, each switching fabric will
have packet transmission times to reconfigure itself.
If the switching fabrics are scheduled properly, the guard
time between packets can also be smaller than the required
time for a single switching fabric reconfiguration. In this
paper, we propose and analyze the switch architectures that
can be used to implement batch packet transfer or multiple
switching fabrics in parallel in order to relax the requirement
on the switching fabric reconfiguration time . In Section II,
we describe the proposed multislot batch-transfer (MSBT)
switch architecture. The operation of packet serial-to-parallel
transmission conversion and the timing for packet transfer
are discussed. In MSBT, the added packet delay is large and
requires large switching fabric. In Section III, we discuss the
multifabric sequential transfer (MFST) architecture which as-
sumes multiple switching fabrics in parallel. To further reduce
the added packet delay in the MFST switch, we decouple the
routing information from the packets. We describe MFST with
pilot message (MFST/PM) switch architecture in Section IV.
Section V gives the performance evaluation of the proposed
switches including the link utilization, added packet delay,
packet loss performance, and delay variance. We briefly discuss
the implementation consideration in Section VI. Finally, we
conclude the paper in Section VII.
II. MULTISLOT BATCH-TRANSFER SWITCH
Fig. 1 shows the proposed MSBT switch architecture of a 2
2 optical switch where , and , are the input and
output links, respectively. A 2 2 optical switch is used as an
example for convenience of illustration. The number of switch
inputs and outputs in practical applications such as wavelength
division multiplexed (WDM) networks can be up to hundreds.
In Fig. 1, duplicates of an optical signal from an input link
are made by using the optical splitter. Each of the
duplicated signals is delayed by , with fiber
delay lines (FDLs) and is sent to the inputs ,
of the switching fabric. We assume that the switching
Fig. 2. Timing diagram for the packets at input link  of the proposed MSBT
optical switch in Fig. 1 with    , where  is a packet transmission time,
 is the required guard time for preventing crosstalk between packets, and 
is the required reconfiguration time for switching fabric.
fabric is a commercially available internally nonblocking op-
tical switch. The optical splitter and the FDLs form a simple
optical packet serial-to-parallel transmission converter such that
packets from the input link will appear sequentially on the
inputs to of the switching fabric. A new set of input
packets is therefore presented to the switching fabric every
time slots. The idea is to reconfigure the switching fabric to
transfer packets during another round of packet serial-to-par-
allel transmission conversion so that more time is available for
the reconfiguration. As we will discuss in later paragraphs,
can be large if the reconfiguration time of the switching
fabric is larger than the transmission time of a packet. Since
the output signal quality of the optical splitter degrades rapidly
with , a fast optical switch should be used to replace the
optical splitter if is large. For ease of illustration, however,
the packet serial-to-parallel transmission conversion shown in
Fig. 1 is assumed in this paper.
Fig. 2 shows the timing diagram for the packet transfer at the
input link of the proposed MSBT optical switch with ,
where is a packet transmission time, is the required guard
time for preventing crosstalk between packets, is the re-
quired time for looking up the output of an incoming packet,
and is the required reconfiguration time for the switching
fabric. A slot time is equal to . We assume that
the output lookup operation only requires the information of
the packet address and is independent of the switching fabric’s
status. The switching fabric can transfer packets between its in-
puts and outputs even if the switch is looking up the outputs
for newly arrived packets. However, no packet transfer at the
switching fabric is possible during the switch reconfiguration
duration . Hence, the switch can transfer packets per
time period of if we arrange the packet transfer and
output lookup operations properly. To simplify the illustration
in Fig. 2, we also assume that the switch immediately detects
the packet address when a packet arrives at input link .
In Fig. 2, packet 1 arrives at the input link at time
when the system is idle. Owing to the finite switch reconfig-
uration time ( time slots in Fig. 2),
the switching fabric is not able to directly transfer packets from
. As shown in Fig. 2, the incoming packets are delayed by
, , and when they are sent to the inputs , , and
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of the switching fabric, respectively. After reading the ad-
dress of packet 3 at time , the MSBT switch starts to con-
figure the switching fabric to prepare for packet transfer at time
. The packets 1, 2, and 3 are finally transferred
to the switch outputs in time duration – after the completion
of the switching fabric internal path setup. From Fig. 2, one ob-
serves that the switch can also start the switching fabric internal
path configuration at time or
instead with one or two empty output slots in the initial round
of packet transfer. The average added packet delay, however,
remains unchanged. In Fig. 2, the switch reads packet 6 for the
next round of the packet transfer process at time and starts
the switching fabric reconfiguration at time . The switching
fabric is therefore idle for a period of between the two re-
configurations. is smaller than a slot time and should
be minimized for transmission bandwidth efficiency. We will
discuss it in more detail when we derive the equation for the
minimum value of .
In Fig. 1, a optical multiplexer (MUX) and the as-
sociated sets of FDLs form an optical packet parallel-to-se-
rial transmission converter. Packets on the outputs to
of the switching fabric are individually delayed and sent to the
MUX to combine into the optical signal on output link
. As the delay added to each packet should be a constant, the
delays of the FDLs on the outputs to are the comple-
ment of that on to , i.e., is a constant. Also, a
optical coupler can be used instead of the MUX
in Fig. 1 if we assume that the switching fabric turns off its out-
puts during the reconfiguration. Otherwise, a fast optical
switch is required for implementing the MUX.
For the proposed MSBT switch to operate as shown in
Fig. 2, we should appropriately choose the values of and ,
. Since the switching fabric can transfer the input
packets only after it completes the reconfiguration process, all
packets must be delayed by at least . In principle, any
value larger than can be used for , e.g., is set
to 1.1 times in Fig. 2. To minimize the added packet
delay, however, we should choose
(1)
Owing to the requirement of packet serial-to-parallel transmis-
sion conversion and minimizing the added packet delay, the
delay difference between two adjacent FDLs should be equal
to a slot time such that
(2)
Equation (2) and Fig. 1 assume that the output lookup time
of a packet is smaller than a slot time , or multiple proces-
sors are used such that outputs of different packets are looked
up in parallel. Otherwise, the difference between and
may be larger than a slot time .
To compute the minimum value of , we further assume that
the MSBT switch can read input packets to prepare the next
round packet transfers independently of the current status of
the switching fabric. The MSBT switch can also schedule mul-
tiple reconfigurations for the switching fabric. Consequently, the
value of will have no effect on the minimum value of
and the channel utilization. Since the switch transfers packets
from an input link after each switching fabric reconfigura-
tion, the time between two switching fabric reconfigurations
is therefore . All transmissions between the inputs and
outputs of the switching fabric must be completed before the
next switching fabric reconfiguration. Since ,
the maximum value of the switching fabric reconfiguration time
becomes if the in Fig. 2 is
zero. Hence, the required minimum value of can be written
as
(3)
where is the smallest integer larger than . In Fig. 2,
is 1.7 time slots and the required is therefore equal to
3. From (3), is equal to one only if , i.e., the
switching fabric is fast enough. Otherwise, we have to extend
to prevent collisions between packets as in the traditional
approaches.
As the transmission rate of optical fiber grows, the reconfig-
uration time of large optical switches will likely be comparable
to the packet transmission time in the near future. As shown
in Section V, the proposed optical switch architecture will pro-
vide an excellent way to increase bandwidth efficiency. High
bandwidth utilization can be achieved at the expense of added
delay per intermediate node. The added delay will become
trivial if a packet transmission time is much smaller than the
end-to-end propagation delay. However, the requirement of an
switching fabric inside an switch will be-
come a problem if is large. Traditionally, one can break a
large switch into smaller switches arranged in a multistage ar-
chitecture to save the hardware cost. For example, a three-stage
Clos switch architecture with first and last stages of sets of
switches, and a second stage of sets of switches
can replace the switching fabric without any dif-
ference in blocking performance [12]. In the MSBT switch ap-
plication, we may only use a two-stage switch architecture in-
stead to further reduce the required hardware. However, for op-
tical signal quality considerations, it may be better to keep the
switching fabric to one stage [10].
III. MULTIFABRIC SEQUENTIAL TRANSFER SWITCH
Another viable solution is to replace the switching
fabric with sets of switching fabrics in parallel if
we transfer a packet only to its original time slot at the output
link. Fig. 3 is a proposed multifabric sequential transfer (MFST)
switch architecture for a 2 2 optical switch. Again, in practical
applications, the MFST switch architecture will be an
optical switch where can be hundreds or more. With sets
of switching fabrics being connected in parallel as shown
in Fig. 3, each packet can only be transferred to its original time
slot at the output link. Similar to MSBT, duplicates of an
optical signal from an input link are made by using the
optical splitter in Fig. 3, and each of them is sent to the input
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Fig. 3. Proposed multifabric sequential transfer (MFST) switch architecture
for a 2   2 optical switch. Multiple smaller switching fabrics are used instead
of a single large switching fabric.
Fig. 4. Time diagram for the packets at input link   , at inputs   to   ,
and outputs  to  of the switching fabrics of the proposed MFST 2  2
switch in Fig. 3 with    .
of the switching fabrics, where , 2, and .
However, there is no FDLs between the optical splitter and the
inputs of the switching fabrics. The optical signal is first delayed
with the FDLs before entering the optical splitter. No FDL is
required between a switching fabric output and the input of
an optical multiplexer (MUX). As in an MSBT switch, a
optical coupler can be used for the MUX if each switching fabric
can disable its outputs during reconfiguration.
Unlike what is shown in Fig. 1, the optical splitter in Fig. 3
and its associated FDLs do not form a packet serial-to-parallel
transmission converter. Therefore, no packet serial-to-parallel
conversion time is additionally available for the switching fabric
reconfiguration. Since the switching fabric is de-
composed into sets of ones, the transfer of packets
in different time slots will not be done in a batch. While one
switching fabric is in reconfiguration, the other ones
can freely transfer packets. Hence, the time of the packet trans-
missions at the other switching fabrics becomes avail-
able for switching fabric reconfiguration if we do the scheduling
properly.
Fig. 4 shows the time diagram for the packets at input link ,
at inputs to , and outputs to of the switching
fabrics of the proposed multifabric sequential transfer (MFST) 2
2 switch with . In Fig. 4, we assume that the total time
required for packet output lookup and switching fabric reconfig-
uration is also equal to 1.7 time slots, i.e., .
We also assume that all switching fabrics detect the packet ad-
dresses at the input link . However, the switching fabrics are
scheduled to operate in sequence such that switch fabric only
starts its packet output lookup and reconfiguration at time slots
, where is a nonnegative integer and .
For example, switching fabric 1 only takes care of the packets
in time slots 1, 4, 7, as shown in the Fig. 4. We assume
that the packet transfer delay from the inputs to the outputs of
a switching fabric is negligible. In Fig. 4, a packet 1 (it may
come from inputs or ) is sent to output during time
period to . The switching fabric 1 then waits until time
and takes time for the packet output lookup and in-
ternal path reconfiguration to transfer packet 4 to output
at time . During the time period – , switching fabrics 2 and
3 process the input packets 2 and 3 and transfer packets 2 and
3 to outputs and in sequence. Similarly, switching
fabrics 3 and 1 will transfer packets 3 and 4 to outputs
and during the reconfiguration of switching fabric 2. As
the switching fabrics shift their operations in sequence, the pro-
posed MFST switch in Fig. 3 can transfer packets between its
inputs and outputs without any interruption.
In Fig. 4, the delay can be set to any value larger than
similar to that of in Fig. 2. The required number
of switching fabrics can also be computed from (3). Apart from
replacing the switching fabric with smaller
ones, one advantage of the MFST switch architecture shown in
Fig. 3 is that is also the total per node added delay while
that of the MSBT in Fig. 1 is that
from (2). With the assumption , the reduction of the
additional delay is per intermediate node, where
. This will be useful if the end-to-end propagation delay is
not much larger than and the application is delay sensitive.
However, must be larger than which can cause
the per node added delay of the MFST switch to be larger than
. To further reduce the added delay, we need to decouple
the packet address information from the packets so that a node/
switch can have prior information to configure the switching
fabrics before the arrival of the input packets.
IV. MULTIFABRIC SEQUENTIAL TRANSFER WITH
PILOT MESSAGE
Fig. 5 is the proposed switch architecture for multifabric se-
quential transfer with pilot message (MFST/PM) of a 2 2 op-
tical switch. It is similar to that of the MFST in Fig. 3 apart
from an additional switching control processor (SWCP). The
switching fabrics no longer read the packet address informa-
tion from the input . SWCP reads the packet address infor-
mation from the control channels and . We assume
that the control channel carries messages of packet ad-
dress information time ahead of the packets on input
link , where , 2. We also assume that SWCP needs
time to detect and complete the lookup for each packet ad-
dress. Once the packet output lookup is completed, SWCP in-
structs the switching fabrics to reconfigure the internal paths. At
the same time, SWCP sends pilot messages to control channels
and to inform the subsequent nodes about the
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Fig. 5. Proposed multifabric sequential transfer with pilot message
(MFST/PM) switch architecture for a 2   2 optical switch. It is similar
to that of the MFST in Fig. 3 apart from an additional switching control
processor (SWCP).
Fig. 6. Timing diagram for the packets at input link   , at inputs   to   ,
outputs  of the switching fabric, and the pilot messages at control channels
 and  of the proposed MFST/PM 2   2 switch in Fig. 5 with
   .
packets that will be sent to outputs and with an offset
time later. Hence, the subsequent nodes can also arrange
the switching fabric settings similarly at time before the
arrival of packets. The detail of the operation is illustrated using
the example in Fig. 6.
Fig. 6 is the timing diagram for the packets at input link ,
at inputs to , outputs of the switching fabric, and
the pilot messages at control channels and of
the proposed MFST/PM 2 2 switch with . We as-
sume the same and as that of Figs. 2 and 4. In Fig. 6,
the pilot message 1 arrives at time . SWCP takes time
to look up the output and therefore the switching fabric starts
the internal path reconfiguration at time . To compensate for
the pilot message processing time at SWCP, the FDLs at each
input link has delay value of . Therefore, at time ,
SWCP has the complete information of the whole switch in the
next time, e.g., packet 1 will be sent to output at
time . If packet 1 is a new packet, we assume that it is de-
layed at least time before it is allowed to enter the
switch, i.e., packet 1 has to arrive at the switch before time
such that SWCP will include it in the output assignment at
Fig. 7. Maximum link utilization of switch outputs for the proposed MSBT,
MFST, and MFST/PM switch architectures. The curves with crosses, asterisks,
circles, and squares are the maximum output link utilization of the proposed
switches with   , 3, 4, and 5, respectively. The curve with pluses is that of
the normal optical switch, i.e., the proposed switches with   .
. Hence, SWCP sends out the pilot message 1 to the control
channel at time without waiting for the completion
of the switching fabric reconfiguration. With the assumption of
using the same routing paths of their associated packets, pilot
messages will arrive at the subsequent nodes time ahead,
and the subsequent nodes can preconfigure their switching fab-
rics accordingly.
The minimum added delay of the MFST/PM switch in Fig. 5
will be for an hop path if we assume that
, , and a packet is filtered out before the
input of the destination switch. The minimum delay includes the
initial delay at the source and the delay at each in-
termediate node. The intermediate node switching fabric recon-
figuration time, however, becomes irrelevant to the end-to-end
delay because it overlaps with the delay time at the source and
the node-to-node traveling time of the packets, just as in OBS
[6], [7]. Since the hop path minimum added delays of the
MSBT switch in Fig. 1 and MFST switch in Fig. 3 are
and , respectively,
the delay savings with the MFST/PM switch in Fig. 5 will be
significant if the reconfiguration time of the switching fabric is
large.
V. PERFORMANCE EVALUATION
A. Link Utilization
Fig. 7 shows the maximum (achievable) link utilization
of the switch outputs for the proposed MSBT, MFST, and
MFST/PM switch architectures provided that the guard time
for preventing the crosstalk between packets is not required.
Recall that the utilizations of the different proposed switches
are the same. In Fig. 7, the curves with crosses, asterisks,
circles, and squares are the maximum output link utilizations
of the proposed switches with , 3, 4, and 5, respectively,
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where, is the packet serial-to-parallel conversion ratio of the
MSBT switch and the number of switching fabrics of the MFST
and MFST/PM switches. The curve with pluses is that of the
normal optical switch, i.e., it is equal to the proposed switches
with . The horizontal axis is the switch reconfiguration
time normalized by the packet transmission time, i.e., .
The maximum link utilization in the vertical axis is calculated
using where the interpacket guard time is
set to the minimum value to get the required in (3) with the
given and . From (3), we have
if
otherwise.
We assume that the delays to of the FDLs in Fig. 1
are changed accordingly. In Fig. 7, we vary the normalized
switching time between 0.01 and 10 to show the
effect of switch reconfiguration time variations. For a normal
optical switch, the switching overhead in general should only
be a small fraction of the packet length, e.g., .
Otherwise, the link utilization will drop rapidly as shown in
Fig. 7. The maximum link utilization for normal optical switch
drops to 0.5 when . In contrast, all curves for
the proposed switches remain at unity until is larger
than . With the proposed switches, the tolerable switch
reconfiguration time increases from a fraction of a packet
transmission time to several packet transmission times. While
packets typically have lengths of kilobytes, we can use the
switching fabrics with reconfiguration time a thousand times
of that normally required for optical packet switching, e.g., the
maximum length of an Ethernet packet is 1522 bytes [13].
B. Added Packet Delay
Fig. 8 shows the average added end-to-end delay to the
packets in an 8 8 Manhattan Street Network (MSN) [14]
with the proposed switch architectures for MSBT, MFST, and
MFST/PM. In the 8 8 MSN, the average path length is 5.016
hops. We set the packet transmission time to one time unit.
As in Fig. 7, we increase the switching fabric reconfiguration
time from 0.01 to 10 of the . However, both the packet
output lookup time and the interpacket guard time
are fixed at 0.1 . Hence, a slot time is equal to 1.1
unit time. The added delays of MSBT, MFST and MFST/PM
switches are therefore ,
and , respectively. As
the switching fabric reconfiguration time increases, is
determined by (3). Hence, the value of increases from 1 to
10 when changes from 0.01 to 10.
In Fig. 8, the curves with dots, triangles and diamonds are
the average end-to-end added delay of the 8 8 MSN net-
work with MSBT, MFST, and MFST/PM switches, respectively.
The difference between the added delays of the three proposed
switches is small when is below 0.1, where is equal to
one. The added delay of the MSBT switch is equal to that of
the MFST switch, and is only around larger than that of
the MFST/PM switch. When is larger than 0.1, the added
delay of MSBT increases rapidly because of the increase of
Fig. 8. Average added end-to-end delay to the packets in an 8   8 Manhattan
Street Network (MSN) [14] with the proposed switches that we have presented
in Sections II, III, and IV. The curves with dots, triangles and diamonds are the
average end-to-end added delay of the 8  8 MSN network with MSBT, MFST,
and MFST/PM switches, respectively.
. At , the added delays of the MSBT, MFST, and
MFST/PM switches are 91.2 (not shown in Fig. 8), 46.1, and
9.5 time slots , respectively. As shown in the Fig. 8, the
MFST/PM switch can significantly reduce the added delay if
the switch reconfiguration time is a multiple of the packet
transmission time . Since the MFST/PM switch requires ad-
ditional signaling of pilot messages in the network, the MFST
approach in general should be used unless is really large.
C. Packet Discarding Performance
All the proposed switch architectures for MSBT, MFST, and
MFST/PM are internally nonblocking switches. However, the
MSBT switch can further reduce output blocking by allowing
the packets to shift from their original time slots at the output of
the switch. This function can be implemented without time slot
interchanger by transferring a packet from input (a packet
from the slot of the packet batch on input link ) of the
switching fabric to any output for , not just
to output only, where is the preferred output of the
packet. Thus, time slots are available to the packet instead
of only the original time slot. To demonstrate the effect of
on reducing the packet loss probability of the MSBT switches,
we define as the probability of having other contending
packets for an output link when a packet is at input , and
the MSBT switch is starting to look up the outputs of the input
packets, i.e., at time in Fig. 2, where , ,
, and is the number of input/output links.
We assume that the arriving packets choose the output links at
random. Hence, we have
(4)
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Fig. 9. Packet loss probability of the proposed MSBT optical switch with two
input/output links      and different values of  . Equations (4)–(6) are
used for the loss probability calculation. We assume that packets arrive ran-
domly at input links and choose the output links at random. Other notations are
similar to that of Fig. 7.
where is the probability of other packets arriving at
other inputs of the switching fabric. is the binomial dis-
tribution with parameters , , and when is fixed. As-
suming that the packets arrive uniformly at all input links, is
also a binomial random variable. We have
(5)
where is the utilization of the input links. Since the packets
choose output links at random, the average packet loss proba-
bility is equal to that of the packet being discarded at any output
link . Assuming that each packet has the same priority, the
average packet loss probability can be written as
(6)
Fig. 9 shows the packet loss probability of the MSBT switch
with two input and two output links for different values
of . As in Fig. 7, the curves with crosses, asterisks, circles, and
squares represent the loss probabilities of the proposed MSBT
switch with , 3, 4, and 5, respectively. The curve with
pluses is the packet loss probability of the normal optical switch.
It is also the loss probability of the MSBT switch with
and that of the MFST and MFST/PM switches. From Fig. 9, the
packet loss probability of the MSBT switch decreases when
increases, especially when the system is lightly loaded. Thus,
the proposed MSBT switch architecture can greatly improve
packet loss performance in addition to easing the constraint on
the switch response time. However, the reduction in loss prob-
ability (compared with the loss probability when ) de-
creases when the link utilization increases.
Fig. 10. Packet delay variance of the proposed MSBT optical switch with  
 and different values of . We assume that the packets will choose any avail-
able output of switching fabric at random if the default output is unavailable.
Other assumptions and notations are similar to that of Fig 7.
D. Delay Variance
As we have discussed in Section II, the FDLs in the out-
puts and inputs of the MSBT switch are complementary to each
other, i.e., is a constant. Transferring a packet to a time
slot other than its original time slot at the output link will cause a
delay fluctuation of up to time slots. Using (6), we de-
fine as the packet loss probability on an MSBT
switch with serial-to-parallel packet conversion ratio. Hence,
is also the loss probability of the MSBT switch if only the
original time slot can be used for the packet transfer, and
is the probability of a packet
not transferred to its own time slot. We assume that a packet is
assigned to any available one of the time slots at random if the
default time slot is unavailable. Let be the delay fluctuation of
a transferred packet. If a packet arrives at the kth of the time
slots, will have probability to be 0 and to
be one of the values of ,
where . Since packets arrive randomly at each time
slot and switch input, the probability distribution of is
, where is the absolute value
of , and . We have the expectation
and the variance to be the
delay variance of a transferred packet in MSBT switches.
Fig. 10 shows the packet delay variance of the MSBT switch
with and different values of . In Fig. 10, there is no
packet delay variance for other proposed switches, i.e., the curve
with the pluses. For the MSBT switch, the delay variance in-
creases with and also increases with the link utilization in
the range 0–0.8. Figs. 9 and 10 show that the packet loss prob-
ability of the MSBT switches may be reduced at the expense
of additional delay and delay variance to the packets. We can
maintain the packet sequence integrity by optimizing the switch
output port to packet assignment, but the packet delay variance
cannot be avoided unless additional optical hardware such as
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optical time slot interchangers are used. Since packets can ac-
cumulate significant delay variance along the path, large buffers
are required at the end nodes to smooth out the jitters if real time
traffic is carried in the networks.
VI. IMPLEMENTATION CONSIDERATIONS
In this paper, we propose a way to increase the throughput
of optical networks by using batch transfer of packets or mul-
tiple switching fabrics in parallel. We have proposed the MSBT,
MFST, and MFST/PM switch architectures to overcome the
stringent demand on the optical switching speed and the rela-
tive duration of the guard time between packets. Many issues
must be considered for the realization of the proposed switches,
including the power consumption and dissipation, scalability,
length of the optical delay lines required, complexity of the
scheduler, and cascadability. In the following, we will discuss
some of the implementation issues.
Power consumption is an important issue in the design of
future routers because power consumption by data centers
nowadays can rival that of a small town. For the proposed
switches, power consumption in the worst case is proportional
to the square of the number of ports if technologies such
as the semiconductor optical amplifier (SOA) crossbar struc-
ture are used to build the switching fabrics [4]. Since MBST
switches use a single switching fabric, the worst
case power consumption will be proportional to times
the power consumed by individual switching element. Large
power consumption will also affect the scalability of multiple
routers in parallel configurations. The proposed MFST and
MFST/PM switches use switching fabrics in parallel and
therefore the power consumption is proportional to times
that of individual switching fabric. In general, the MFST and
MFST/PM switches have smaller power consumption, and will
have better scalability than MSBT switches.
It is well known that FDLs are large and bulky. One meter of
FDLs introduces 5 ns of delay. A packet with transmission time
of m needs at least 300 m of FDLs to store. In the pro-
posed MSBT switches, delays of multiple packet time duration
are required for the packet serial-to-parallel and parallel-to-se-
rial transmission converters. Thus, kilometer long FDLs will
have to be used. Hence, MSBT switches will face the same prob-
lems as other switches with optical buffers if the number of ports
and the serial-to-parallel ratio are large. Since MFST and
MFST/PM switches require smaller packet delay (it is indepen-
dent of ) and only one set of FDLs is used for an input port,
these switches will use much less FDLs than MSBT switches.
From this consideration, the smaller packet delay of MFST and
MFST/PM switches not only can improve the system perfor-
mance but also has advantages in implementation of the pro-
posed switches.
Using a 1-to- optical power splitter ( -to-1 power
combiner) to implement the packet de-multiplexer (packet
multiplexer) can introduce a large insertion loss. For example,
in a 1-to-64 splitter, the packets will experience more than 36
dB of power losses. This is another reason that we prefer to
have a small . As shown in Section V-A, we can use switching
fabrics with reconfiguration time up to packet
transmission time in our proposed switches to have nearly
100% link utilization. If is in the order of microseconds,
optical switches with microsecond reconfiguration time can
be used for the switching fabrics. Thus, MEMS switches are
in general not suitable as the switching fabrics because of
their millisecond reconfiguration time. Recently, an 8 8
PLZT electro-optic switch (port count
extension capability up to 64 ports) with a microsecond re-
configuration time has been demonstrated [15]. A 64 64
GaAs phased array electro-optic switches can even achieve a
reconfiguration time of 30 ns but with the drawback of polar-
ization dependence [16]. Hence, or should be
generally sufficient. For a larger but moderate value of , such
as , we have proposed to use and optical
switches to replace the splitters and combiners in all MSBT,
MFST, and MFST/PM switches. Optical switches such as the 1
8 PLZT optical switches with potential loss of 6 dB and
around 10 ns are available [17]. If is so small that has
to be large, optical power splitters and combiners will have to
be used for packet de-multiplexing and multiplexing but then
additional signal amplification is needed to compensate for the
power losses. Of course, the system complexity will increase.
The proposed switches continually process the packets and
the switch schedulers have to assign each packet a suitable
output within a slot time, i.e., . When the optical
fiber transmission rate increases and becomes small, the
performance of the switch scheduler will become a limiting
factor for the system throughput. Many approaches have been
used to improve the scheduler performance. They include
efficient lookup algorithms [18], better routing table designs
[19], hardware-based lookup methods [20], and elimination
of the lookup process by using self-routing schemes [21]. In
this paper, we focus on the transmission bandwidth overhead
caused by the switch reconfiguration time, and simply assume
that the switch schedulers have the required performance.
A physical control channel is not necessary for MFST/PM
switches because we can embed the pilot messages into the ear-
lier arriving packets though it may add a delay slightly larger
than the minimum value, e.g., pilot messages 3 and 4 can be
carried in packets 1 and 2 of Fig. 6. Since MSFST/PM switches
use the pilot messages to shorten the packet delay, it is neces-
sary that the same type of switching fabrics (with the same re-
configuration time) is used at all nodes. In contrast, both MSBT
and MFST switches do not need pilot messages and they have
greater flexibility of using different types of switching fabrics at
different nodes.
In this paper, we have only discussed the basic architectures
of the proposed switches. Many services can be provided by
the proposed switches with no or minor modifications. For ex-
ample, using multichannel deflection routing to resolve packet
contention has been proposed for networks with nodes of MSBT
switches [22]. The analytical model for throughput delay per-
formance of the MSBT networks has been derived. Also, multi-
cast service can be implemented on MSBT switches if multiple
delay switchable FDLs are used in the serial-to-parallel packet
converter. Finally, the MSBT switches with switchable FDLs
can provide other important services such as packet buffering
and priority routing.
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VII. CONCLUSION
We have studied the use of batch transfer of packets and mul-
tiple switching fabrics in parallel to relax the stringent constraint
imposed by the switch reconfiguration time on optical packet
switched networks. All three proposed switch architectures can
provide the same bandwidth utilization improvement but with
different added packet delays and implementation requirements.
In the MSBT switch architecture, we use packet serial-to-par-
allel transmission conversion to retrieve the future information
of a batch of arriving packets and use the gained time to pre-
configure the switching fabric. Although the MSBT switch can
relax the requirement of switch reconfiguration time from a
small fraction of the packet transmission time to multiple packet
transmission times, it requires a large single switching fabric
and may be difficult to implement. We therefore, also propose
the multifabric sequential transfer (MFST) architecture that uses
multiple smaller size switching fabrics instead. Apart from sim-
plifying the implementation, the MFST also greatly reduces the
added delay to packets compared to that of the MSBT switch. To
further reduce the added packet delay, we decouple the routing
information from the packets and propose the MFST with pilot
message (MFST/PM) switch architecture.
Although the MSBT architecture uses a single large
switching fabric and has the largest added packet delay, it
can reduce the packet loss probability without extra hardware
by not limiting packet transfer only to its original time slot
at the output link. However, large buffers will be required at
the end nodes of the network because of the increased delay
variance.
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